Basic UART TX/RX module for FPGA
-
Updated
Oct 18, 2018 - Verilog
#
uart-interface
Here are 6 public repositories matching this topic...
A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
fpga open-hardware eda digital-logic hardware-designs serialport icestorm uart-verilog iverilog verilog-components uart-interface
-
Updated
May 28, 2023 - Verilog
☎️ UART Communication Implementation in Verilog HDL
-
Updated
Mar 22, 2022 - Verilog
Verilog implementation of APB bus using VAAMAN.
-
Updated
Dec 30, 2023 - Verilog
300 baud 8N1 UART transmitter with limited character set (0x40..0x5F) loading as ASIC design
-
Updated
Sep 30, 2022 - Verilog
Design of Universal Asynchronous Receiver Transmitter Interface using verilog HDL
-
Updated
Nov 30, 2023 - Verilog
Improve this page
Add a description, image, and links to the uart-interface topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the uart-interface topic, visit your repo's landing page and select "manage topics."