cross-clock-domain

Here are 3 public repositories matching this topic...

dpretet / async_fifo

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

asic fpga async verification verilog synthesis icarus-verilog fifo cdc hdl verilog-hdl fifo-queue fifo-cache verilator asic-design cross-clock-domain

Updated Apr 30, 2024
Verilog

therealczr15 / NYCU_ICLAB_2024S

Star

Spring 2024 NYCU Integrated Circuit Design Laboratory (ICLAB)

pipeline rtl verilog finite-state-machine sram systemverilog dram cell-based apr combinational-circuit sequential-circuits axi4-protocol jaspergold cross-clock-domain digital-ic-design

Updated Mar 5, 2025
Verilog

arunbasilpaul / FIFO-Synchronous-vs-Asynchronous

Star

This project explores the simplicity / complexity of a synchronous and asynchronous FIFO. FIFO is a valuable component during data transmission, in particular during clock-domain crossing for multi-bit data. Therefore, we dive it into designing a synchronous and asynchronous FIFO to compare their similarities and differences.

asynchronous vhdl synchronous cross-clock-domain

Updated Apr 24, 2025
VHDL

Improve this page

Add a description, image, and links to the cross-clock-domain topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the cross-clock-domain topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly