Skip to content
#

circuit-simulation

Star

Here are 3 public repositories matching this topic...

Language: Verilog
Filter by language
All 91 Python 17 C++ 7 JavaScript 6 C 5 Java 4 Julia 4 MATLAB 4 HTML 3 Rust 3 Verilog 3

ammarmalik17 / Verilog_Adders

Star 2

This repository contains Verilog HDL implementations of Half Adders, Full Adders, and 4-bit Adders, designed at three different abstraction levels: Gate Level, Dataflow Level, and Behavioral Level. These designs are fundamental to digital electronics, and this project showcases the versatility of Verilog in modeling and simulating digital circuits.

circuit-simulation verilog-hdl test-bench half-adder hardware-description-language digital-electronics full-adder verilog-project vlsi-design rtl-design arithmetic-operations fpga-verilog logic-circuit-design behavioral-modeling 4-bit-adder verilog-adders gate-level-design dataflow-design digital-circuit-simulation hdl-coding
  • Updated Aug 24, 2024
  • Verilog

Improve this page

Add a description, image, and links to the circuit-simulation topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the circuit-simulation topic, visit your repo's landing page and select "manage topics."

Learn more