@@ -324,18 +324,17 @@ define void @test_old_store_64bit(ptr %p, i64 %v) {
324
324
;
325
325
; ARMOPTNONE-LABEL: test_old_store_64bit:
326
326
; ARMOPTNONE: @ %bb.0:
327
- ; ARMOPTNONE-NEXT: push {r4, r5, r7, lr}
328
- ; ARMOPTNONE-NEXT: add r7, sp, #8
329
- ; ARMOPTNONE-NEXT: push {r8, r10, r11}
330
- ; ARMOPTNONE-NEXT: sub sp, sp, #24
331
- ; ARMOPTNONE-NEXT: str r0, [sp, #4] @ 4-byte Spill
332
- ; ARMOPTNONE-NEXT: str r2, [sp, #8] @ 4-byte Spill
333
- ; ARMOPTNONE-NEXT: str r1, [sp, #12] @ 4-byte Spill
334
- ; ARMOPTNONE-NEXT: dmb ish
335
- ; ARMOPTNONE-NEXT: ldr r1, [r0]
336
- ; ARMOPTNONE-NEXT: ldr r0, [r0, #4]
337
- ; ARMOPTNONE-NEXT: str r1, [sp, #16] @ 4-byte Spill
338
- ; ARMOPTNONE-NEXT: str r0, [sp, #20] @ 4-byte Spill
327
+ ; ARMOPTNONE-NEXT: push {r4, r5, r7, r8, r10, r11, lr}
328
+ ; ARMOPTNONE-NEXT: add r7, sp, #20
329
+ ; ARMOPTNONE-NEXT: sub sp, sp, #24
330
+ ; ARMOPTNONE-NEXT: str r0, [sp, #4] @ 4-byte Spill
331
+ ; ARMOPTNONE-NEXT: str r2, [sp, #8] @ 4-byte Spill
332
+ ; ARMOPTNONE-NEXT: str r1, [sp, #12] @ 4-byte Spill
333
+ ; ARMOPTNONE-NEXT: dmb ish
334
+ ; ARMOPTNONE-NEXT: ldr r1, [r0]
335
+ ; ARMOPTNONE-NEXT: ldr r0, [r0, #4]
336
+ ; ARMOPTNONE-NEXT: str r1, [sp, #16] @ 4-byte Spill
337
+ ; ARMOPTNONE-NEXT: str r0, [sp, #20] @ 4-byte Spill
339
338
; ARMOPTNONE-NEXT: b LBB5_1
340
339
; ARMOPTNONE-NEXT: LBB5_1: @ %atomicrmw.start
341
340
; ARMOPTNONE-NEXT: @ =>This Loop Header: Depth=1
@@ -382,8 +381,7 @@ define void @test_old_store_64bit(ptr %p, i64 %v) {
382
381
; ARMOPTNONE-NEXT: LBB5_5: @ %atomicrmw.end
383
382
; ARMOPTNONE-NEXT: dmb ish
384
383
; ARMOPTNONE-NEXT: sub sp, r7, #20
385
- ; ARMOPTNONE-NEXT: pop {r8, r10, r11}
386
- ; ARMOPTNONE-NEXT: pop {r4, r5, r7, pc}
384
+ ; ARMOPTNONE-NEXT: pop {r4, r5, r7, r8, r10, r11, pc}
387
385
;
388
386
; THUMBTWO-LABEL: test_old_store_64bit:
389
387
; THUMBTWO: @ %bb.0:
@@ -864,20 +862,19 @@ define void @store_atomic_f64__seq_cst(ptr %ptr, double %val1) {
864
862
;
865
863
; ARMOPTNONE-LABEL: store_atomic_f64__seq_cst:
866
864
; ARMOPTNONE: @ %bb.0:
867
- ; ARMOPTNONE-NEXT: push {r4, r5, r7, lr}
868
- ; ARMOPTNONE-NEXT: add r7, sp, #8
869
- ; ARMOPTNONE-NEXT: push {r8, r10, r11}
870
- ; ARMOPTNONE-NEXT: sub sp, sp, #24
871
- ; ARMOPTNONE-NEXT: str r0, [sp, #4] @ 4-byte Spill
872
- ; ARMOPTNONE-NEXT: vmov d16, r1, r2
873
- ; ARMOPTNONE-NEXT: vmov r1, r2, d16
874
- ; ARMOPTNONE-NEXT: str r2, [sp, #8] @ 4-byte Spill
875
- ; ARMOPTNONE-NEXT: str r1, [sp, #12] @ 4-byte Spill
876
- ; ARMOPTNONE-NEXT: dmb ish
877
- ; ARMOPTNONE-NEXT: ldr r1, [r0]
878
- ; ARMOPTNONE-NEXT: ldr r0, [r0, #4]
879
- ; ARMOPTNONE-NEXT: str r1, [sp, #16] @ 4-byte Spill
880
- ; ARMOPTNONE-NEXT: str r0, [sp, #20] @ 4-byte Spill
865
+ ; ARMOPTNONE-NEXT: push {r4, r5, r7, r8, r10, r11, lr}
866
+ ; ARMOPTNONE-NEXT: add r7, sp, #20
867
+ ; ARMOPTNONE-NEXT: sub sp, sp, #24
868
+ ; ARMOPTNONE-NEXT: str r0, [sp, #4] @ 4-byte Spill
869
+ ; ARMOPTNONE-NEXT: vmov d16, r1, r2
870
+ ; ARMOPTNONE-NEXT: vmov r1, r2, d16
871
+ ; ARMOPTNONE-NEXT: str r2, [sp, #8] @ 4-byte Spill
872
+ ; ARMOPTNONE-NEXT: str r1, [sp, #12] @ 4-byte Spill
873
+ ; ARMOPTNONE-NEXT: dmb ish
874
+ ; ARMOPTNONE-NEXT: ldr r1, [r0]
875
+ ; ARMOPTNONE-NEXT: ldr r0, [r0, #4]
876
+ ; ARMOPTNONE-NEXT: str r1, [sp, #16] @ 4-byte Spill
877
+ ; ARMOPTNONE-NEXT: str r0, [sp, #20] @ 4-byte Spill
881
878
; ARMOPTNONE-NEXT: b LBB13_1
882
879
; ARMOPTNONE-NEXT: LBB13_1: @ %atomicrmw.start
883
880
; ARMOPTNONE-NEXT: @ =>This Loop Header: Depth=1
@@ -924,8 +921,7 @@ define void @store_atomic_f64__seq_cst(ptr %ptr, double %val1) {
924
921
; ARMOPTNONE-NEXT: LBB13_5: @ %atomicrmw.end
925
922
; ARMOPTNONE-NEXT: dmb ish
926
923
; ARMOPTNONE-NEXT: sub sp, r7, #20
927
- ; ARMOPTNONE-NEXT: pop {r8, r10, r11}
928
- ; ARMOPTNONE-NEXT: pop {r4, r5, r7, pc}
924
+ ; ARMOPTNONE-NEXT: pop {r4, r5, r7, r8, r10, r11, pc}
929
925
;
930
926
; THUMBTWO-LABEL: store_atomic_f64__seq_cst:
931
927
; THUMBTWO: @ %bb.0:
0 commit comments